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ABSTRACT 
The Reed-Solomon codes RS are widely used in communication systems, in particular forming part of the 
specification  for  the  ETSI  digital  terrestrial  television  standard.  In  this  paper  a  simple  algorithm  for  error 
detection in the Chien Search block is proposed. This algorithm is based on a simple factorization of the error 
locator polynomial,  which allows  reducing the  number of components required to implement the proposed 
algorithm on FPGA board. Consequently, it reduces the power consumption with a percentage which can reach 
50 % compared to the basic RS decoder. First, we developed the design of Chien Search Block Second, we 
generated and simulated the hardware description language source code using Quartus software tools,finally we 
implemented the proposed algorithm of Chien search block for Reed-Solomon codesRS (255, 239) on FPGA 
board to show both the reduced hardware resources and low complexity compared to the basic algorithm. 
Keywords-Digital video broadcasting,Euclidean Algorithm, Error locator polynomial, FPGA implementation, 
Reed-Solomon codes. 
 
I.  INTRODUCTION 
Communication  technologies  are  widely  used 
these days. Due to the growing percentage of people 
using  these  technologies,  methods  are  needed  to 
increase  the  transmission  rate  without  reducing  the 
quality  [1].  One  of  these  methods  is  the  Reed-
Solomon (RS) codes which are used to correct errors 
in many systems such as storage devices (CD, DVD, 
etc.).And digital video broadcasting (DVB), [2]. An 
RS  code  word  is  a  packet  of  symbols  which  are 
commonly bytes (8-bit symbols), denotes as RS (n, k) 
where n is the number of the symbols in the encoded 
message and k is the number of the symbols in the 
original message as shown in Fig.1. Each RS code 
word can correct a maximum of t = (n-k/2) errors in a 
received packet [3]. The objective of this work is to 
prove that it’s possible to reduce a large number of 
components in the Chien Search Block using a new 
algorithm  based  on  a  factorization  method  which 
allowsconceiving  another  circuit  of  Chien  Search 
block with an important number of minimized logic 
gates. 
 
Figure.1.RS code word structure [4] 
 
 
 
 
II.  ERROR LOCATOR POLYNOMIAL 
The error locator polynomial E(x) is written to 
include only the terms that correspond to errors: 
E(x) = Y1𝑋𝑒1 + Y2𝑋𝑒2+ … + Yν𝑋𝑒𝜈(1) 
 
Where e1, … eν, identify the locations of the 
errors in the code word as the corresponding powers 
of  x,  while  Y1,…Yν  represent  the  error  values  at 
those locations [5]. 
The error locator polynomial, Ʌ (x), has a 
degree of ν ≤ t and can be represented as: 
 
Ʌ (x)=  (1  + 𝑋𝑖𝑥) 𝜈
𝑖 (2) 
 
= X1(x+𝑋1
−1) X2 (x +𝑋2
−1) …..  (3) 
 
Where X1 = α
e1, X2 = α
e2 … then clearly the 
function value will be zero if x = α
-e1, x = α
-e2 … 
 
III. CHIEN SEARCH ALGORITHM 
This algorithm can detect the error position by 
calculating Ʌ (α
-i) where 0 ≤ i ≤ n-1, such as Ʌ (x)is 
the  error  locator  polynomial,  calculatedwith  the 
Euclidean algorithm.  For the case of  RS (n, k) we 
must calculate: 
Ʌ (α
-(n-1)), Ʌ (α
-(n-2))… Ʌ (α
-1), Ʌ (α
-0) 
If the expression reduces to 0 Ʌ (α
-i) = 0, then 
that  value  of  x  is  a  root  and  identifies  the  error 
position else the position does not contain an error. 
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3.1   Proposed algorithm   
The  proposed  algorithm  is  based  on  a  simple 
factorization of the error locator polynomial such as 
(x
n,  where  n  ≥  2)  should  not  be  depicted  in  this 
polynomial.  Besides,  with  this  method  we  can 
conceive another circuit of the Chien Search Block 
i.e. we can minimize a large number of the used logic 
gates,  and  therefore  we  will  have  a  low  power 
consumption compared to the basic circuit. If we take 
the case of RS (15, 11) the error locator polynomial 
is: 
 
Ʌ (x) = 14x
2 + 14x + 1     (4) 
It’s a polynomial of degree 2 as type: 
Ʌ (x) = A2X
2+A1X+ A0(5) 
We factorize the equation (4), we find: 
Ʌ (x) = X (A2X+A1) +A0(6) 
For equation (5) the basic circuit corresponding 
is represented in Fig.2. The simulation of the basic 
circuit (equation 5) using Quartus is represented in 
Fig.5. For the equation (6) the modified circuit using 
the factorization method is represented in Fig.3. The 
simulation of the modified circuit (equation 6) using 
Quartus II is represented in Fig.6. 
 
Figure.2. Basic circuitof Chien Search Block 
 
 
 
 
 
Figure.3. Modified circuit of Chien Search Block 
For the case of a polynomial of degree 3 we have: 
 
Ʌ (X) = A3X
3+A2X
2+A1X+A0 
 = X (A3X
2+A2X+A1) + A0 
 = X (X (A3X + A2) + A1) + A0 
 
Generally for: 
 
Ʌ (X) = AnX
n +An-1 X
n-1 + … A1X + A0 
= X (AnX
n-1 + An-1X
n-2+ … + A1) + A0 
= X (X (AnX
n-2 + An-1X
n-3+ … + A2) + A1) + A0 
= X (X (X (……..X (An X + An-1) + An-2) +…) +A2) 
+ A1) + A0 
Where the coefficients A1, A2… An-1, An differ from 
0. The corresponding logic circuit is represented in 
Fig.4. 
 
Figure.4. Modified circuit of Chien Search Block for 
a polynomial of degree n 
 
Figure.5. Simulation of the basic circuit (equation 4) using Quartus 
 
Where a0, a1 and a2 represent respectively α0, α1, and α2 of Fig.2, en1, en2 anden3 represent respectively A, B   
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Figure.6. Simulation of the modified circuit (equation 5) using Quartus 
 
Where EP represents the error position 
 
3.2 Comparison of circuits  
According  to  the  simulation  we  have  adopted 
previously,  the  result  we  got  is  the  same  one  in 
comparison  with  the  modified  circuit  but  with  an 
important  number  of  minimized  logic  gates.  This 
minimization can save a percentage of power which 
can  reach  50%  compared  to  the  basic  circuit.  The 
table 1 shows the number of the used logic gates by 
using both the basic circuit and the modified circuit 
for different error locator polynomials. 
Table 1. Number of minimized logic gates for 
different error locator polynomials 
Error locator 
polynomial 
Number 
of logic 
gates for 
the basic 
circuit 
Number 
of logic 
gates for 
the 
modified 
circuit 
Number of 
minimized 
logic gates 
Λ(X) 
=AX
2+BX+
C 
11  7  4 
Λ(X) 
=AX
3+BX
2
+CX+D 
15  9  6 
Λ(X) 
=AX
4+BX
3
+CX
2+DX+
E 
19  11  8 
. 
. 
. 
     
Λ(X)=AnX
n
+              
…+A1X+A0 
3+4n  3+2n  2n 
 
IV. FPGA IMPLEMENTATION 
Implementation  of  decoders  for  Reed-Solomon 
codes has been problematic due to very large amount 
of resources required We seek to implement a new  
Chien Search Block on FPGA based on the proposed 
algorithm to judge the savings in hardware resources 
[6,7]. In this paper a parameterized hardware model 
of the Chien Search Block was developed using the 
Hardware  Description  Language  (VHDL)  and 
synthesized using Xilinx Synthesis Tool. The block 
diagram of the proposed algorithm as implemented is 
shown in Fig.7. 
 
Figure.7. Block diagram of Chien Search block 
 
The proposed Chien Search Block consists of a 
global  ‘Clk’  and  the  error  detection  process  is 
initiated  by  an  ‘Input’,  the  ‘Error  position’  can  be 
obtained immediately after entering input. 
 
4.1   The new Chien Search block for RS (15, 11) 
codes 
This algorithm can detect the error position by 
calculating Ʌ (α
-i) where 0 ≤ i ≤ n-1, such as Ʌ (x) is 
the  error  locator  polynomial,  calculated  by  the 
Euclidean algorithm. To try the first position in the 
code  word,  corresponding  to  ej  =  14,  we  need  to 
substitute α
-14 into the locator polynomial: 
Ʌ (x) = 14x
2 + 14x + 1 
Ʌ (α
-14) = 14(α
-14)
2 + 14(α
-14) + 1 
= 3 
 
And  the  non-zero  result  shows  that  the  first 
position  does  not  contain  an  error.  For  subsequent 
position,  the  power  of  α  to  be  substituted  will 
advance by one for the x term and by two for the x
2 
term, so we can calculate the calculations as shown in 
table  2.  The  two  sum  values  of  zero  in  table  2 
identify the error positions correctly as the 6th and 
13th symbols, corresponding to the x
9 and x
2 terms, 
respectively, of the code word polynomial. 
 
Table 2. Terms in the Chien Search block 
x  x
2 term  x term  unity     Sum   
α-
14  α
13   α
12  1  3 
α-
13  α
0  α
13  1  13 
α-
12  α
2  α
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α-
11  α
4  α
0  1  3 
α-
10  α
6  α
1  1  15 
α-
9  α
8  α
2  1  0 
α-
8  α
10  α
3  1  14 
α-
7  α
12  α
4  1  13 
α-
6  α
14  α
5  1  14 
α-
5  α
1  α
6  1  15 
α-
4  α
3  α
7  1  2 
α-
3  α
5  α
8  1  2 
α-
2  α
7  α
9  1  0 
α-
1  α
9  α
10  1  12 
α-
0  α
11  α
11  1  1 
 
4.2   Test procedure for RS (15, 11) 
The proposed algorithm was implemented on 
a Xilinx Spartan 3E-500 FG 320 FPGA (xc3s500e-
5fg320). A comprehensive testing environment was 
developed to test the implemented algorithm. The test 
setup is shown in Fig.8. 
 
(a) Value of Chien Search Block for RS (15, 11) 
 
 
(b) Value of Chien Search Block for RS (15, 11) 
Figure.8. Values of Chien search block forRS (15, 
11) codes 
 
In Fig.8 (a) the value is different from zero, so 
this position does not contain an error. In Fig.8 (b) 
the value is equal to zero, so this position contains an 
error. 
4.3   The code specified for DVB-T 
The DVB-T standard specifies a (255, 239, t=8) 
Reed-Solomon  code,  shortened  to  form  (204,  188, 
t=8) code, so that the 188 bytes of the input packet 
will be extended with parity bytes to produce a coded 
block length of 204 symbols [8]. For this code, the 
Galois  field  has  256  elements  (m=8)  and  the 
polynomial representation of a field element is: 
a7x
7+a6x
6+a5x
5+a4x
4+a3x
3+a2x
2+a1x
1+a0. (7) 
Corresponding to the binary numbers 00000000 
to 11111111. Alternatively, we can use the decimal 
equivalents 0 to 255. The specification also mentions 
the field generator polynomial, given as: 
P(x) = x
8 + x
4 + x
3 + x
2 +1. (8) 
For the case of RS (255, 239) used in DVB-T 
standard, the decoder can detect 16 errors and correct 
8 errors. 
4.4   Test procedure for RS (255, 239) 
The proposed algorithm was implemented on 
a Xilinx Spartan 3E-500 FG 320 FPGA (xc3s500e-
5fg320). A comprehensive testing environment was 
developed to test the implemented algorithm. The test 
setup is shown in Fig.9. 
 
(a) Value of Chien search block for RS (255, 239) 
 
(b) Value of Chien search block for RS (255, 239) 
Figure.9. Values of Chien search block for RS (255, 
239) codes 
 
The non-zero resultin Fig.9 (a) shows that this 
position does not contain an error, In Fig.9 (b) the 
value is equal to zero, so this position contains an 
error. 
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4.5   Comparison of algorithms 
According  to  the  tables2  and  3,whichshow  the 
FPGAdevice utilization summaryfor RS (15, 11) and 
RS (255, 239) by using the two algorithms, we can 
conclude that: The proposed algorithm presents a low 
complexity and a very good performance compared 
to the basic algorithm. 
 
Table 3.  FPGA device utilization summary for                         
RS (15, 11) 
Recources  Proposed 
Algorithm 
Basic 
Algorithm 
Device  Xilinx Spartan 3E (xc3s500e-
5fg320) 
RS (n, k)  RS (15, 11) 
Number of 
occupied Slices  19  25 
Number used as 
Flip Flops  30  34 
Number of 4 
input LUTs  12  17 
 Number used as 
logic  12  17 
 
Table 4.  FPGA device utilization summary for RS 
(255, 239) 
Recources  proposed 
algorithm  basic algorithm 
Device  Xilinx Spartan 3E (xc3s500e-
5fg320)  
RS (n, k)  RS (255, 239) 
Number of 
occupied Slices  271  1080 
Number used as 
Flip Flops  35  141 
Number of 4 
input LUTs  504  1992 
 Number used 
as logic  504  1992 
 
V.  CONCLUSION 
A  simplified  algorithm  of  Chien  Search  Block 
for Reed-Solomon codes has been presented in this 
paper.  This  algorithm  is  based  on  a  simple 
factorization of the error locator polynomial in order 
to  reduce  the  number  of  minimized  logic  gates. 
Thisminimization  reduces  the  power  consumption 
with a percentage which can reach 50% compared to 
the basic algorithm. The proposed algorithm has been 
implemented  on  a  Xilinx  Spartan  3E-500  FG  320 
FPGA (xc3s500e-5fg320).The results show that the 
proposed  algorithm  requires  reduced  hardware 
resources compared to the basic algorithm. 
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